VHDL Lecture 2 Understanding Entity, Bit, Std logic and data modes

3 views

Eduvance

2 weeks ago

VHDL Lecture 2 Understanding Entity, Bit, Std logic and data modes

VHDL Lecture 2 Understanding Entity, Bit, Std logic and data modes