This Channel aims to deliver Verilog HDL in theory and in practice(with experimental examples). Life is all about learning, so I request channel visitors in case of any mistakes in these Video tutorials please bring them to my notice at [email protected]