Welcome to Problem Solving, where we make problem-solving easy for beginners! Join us on weekends to learn step-by-step solutions to problems.

Aim : Solve as many problems as possible with different approaches.

Contact info for any query: [email protected]

Ripple carry adder Verilog code and Simulation in Xilinx Vivado
3:14
Ripple carry adder Verilog code and Simulation in Xilinx Vivado
Number System Conversion : Decimal number to Hexadecimal Number in C++ programming
2:30
Number System Conversion : Decimal number to Hexadecimal Number in C++ programming
3-Bit Full Adder Design using Behavioral modeling in Verilog: Xilinx Vivado | Synthesis & Simulation
2:55
3-Bit Full Adder Design using Behavioral modeling in Verilog: Xilinx Vivado | Synthesis & Simulation
3-Bit Full Adder Design using Data Flow Modeling in Verilog: Xilinx Vivado | Synthesis & Simulation
2:52
3-Bit Full Adder Design using Data Flow Modeling in Verilog: Xilinx Vivado | Synthesis & Simulation
Number System Conversion : Octal number to Decimal Number in C++ programming
2:19
Number System Conversion : Octal number to Decimal Number in C++ programming
Full Adder (Gate Level Modeling) | Verilog HDL | Synthesis & Simulation | Xilinx Vivado 2023.1
3:14
Full Adder (Gate Level Modeling) | Verilog HDL | Synthesis & Simulation | Xilinx Vivado 2023.1
Number System Conversion : Decimal number to Octal Number in C++ programming
2:09
Number System Conversion : Decimal number to Octal Number in C++ programming
Number System Conversion : Binary to Decimal in C++ programming
1:43
Number System Conversion : Binary to Decimal in C++ programming
Number System Conversion : Decimal to Binary in C++ Programming | Visual Studio | #programming
2:18
Number System Conversion : Decimal to Binary in C++ Programming | Visual Studio | #programming
Half adder using Behavioral modeling in Verilog HDL | Synthesis and Simulation | Xilinx Vivado
2:52
Half adder using Behavioral modeling in Verilog HDL | Synthesis and Simulation | Xilinx Vivado
3-bit Half-Adder (Continuous Assignment) in Verilog HDL | Synthesis and Simulation | Xilinx Vivado
3:01
3-bit Half-Adder (Continuous Assignment) in Verilog HDL | Synthesis and Simulation | Xilinx Vivado
Half adder using gate level modelling in verilog | Xilinx Vivado | synthesis and simulation #verilog
2:14
Half adder using gate level modelling in verilog | Xilinx Vivado | synthesis and simulation #verilog
C-Program to count set bits of a given number | C-Programming | #cprogrammingquestions
1:36
C-Program to count set bits of a given number | C-Programming | #cprogrammingquestions
How to Write a C Program to Find the Maximum from 3 numbers (VS Code)? | C-Programming #cprogramming
2:01
How to Write a C Program to Find the Maximum from 3 numbers (VS Code)? | C-Programming #cprogramming
4-bit ring counter using Verilog HDL in Xilinx Vivado
3:08
4-bit ring counter using Verilog HDL in Xilinx Vivado
Factorial of number using tail recursion in C programming | VS Code | #cprogramming
1:44
Factorial of number using tail recursion in C programming | VS Code | #cprogramming
N-bit down counter using Verilog HDL | Synthesis and Simulation | Xilinx Vivado 2023.1 | #verilog
2:29
N-bit down counter using Verilog HDL | Synthesis and Simulation | Xilinx Vivado 2023.1 | #verilog
Reverse string using recursive functions in C programming | C-Programming
2:08
Reverse string using recursive functions in C programming | C-Programming
Verilog HDL Tutorial: An N-Bit Up Counter Synchronous Clock with Xilinx Vivado | #verilog #xilinx
2:59
Verilog HDL Tutorial: An N-Bit Up Counter Synchronous Clock with Xilinx Vivado | #verilog #xilinx
C Program to Check Positive, Negative or Zero: A Step-by-Step Tutorial with VS Code | #cprogramming
1:33
C Program to Check Positive, Negative or Zero: A Step-by-Step Tutorial with VS Code | #cprogramming
Synchronous Up-Down Counter | Verilog HDL | Xilinx Vivado | Design and Simulation #verilog #xilinx
3:36
Synchronous Up-Down Counter | Verilog HDL | Xilinx Vivado | Design and Simulation #verilog #xilinx
Multiplexer 8 to 1 | Verilog HDL | Synthesis & Simulation | Xilinx Vivado | #verilog #xilinx
2:41
Multiplexer 8 to 1 | Verilog HDL | Synthesis & Simulation | Xilinx Vivado | #verilog #xilinx
Comparator | Verilog HDL | Synthesis & Simulation | Xilinx Vivado | #verilog #xilinx #ambience
2:32
Comparator | Verilog HDL | Synthesis & Simulation | Xilinx Vivado | #verilog #xilinx #ambience
Priority Encoder | Verilog HDL | Synthesis & Simulation | Xilinx Vivado | #verilog #xilinx #ambience
3:52
Priority Encoder | Verilog HDL | Synthesis & Simulation | Xilinx Vivado | #verilog #xilinx #ambience
ALU | Verilog HDL | Synthesis & Simulation | Xilinx Vivado | #verilog #xilinx
5:07
ALU | Verilog HDL | Synthesis & Simulation | Xilinx Vivado | #verilog #xilinx
Problem: Distance Calculation | C-Programming | Visual Studio Code | Problem Solver | #cprogramming.
1:54
Problem: Distance Calculation | C-Programming | Visual Studio Code | Problem Solver | #cprogramming.
Problem : Centigrade to Fahrenheit Conversion | C-Programming | Visual Studio Code | #cprogramming
1:22
Problem : Centigrade to Fahrenheit Conversion | C-Programming | Visual Studio Code | #cprogramming
Kilometers to Meters, Feet, Inches, and Centimeters | C-Programming | Visual Studio code
1:40
Kilometers to Meters, Feet, Inches, and Centimeters | C-Programming | Visual Studio code
Interchange Numbers | C-Programming | Visual Studio code
1:38
Interchange Numbers | C-Programming | Visual Studio code
Simple interest Calculator | C - Programming | Visual studio code | #cprogramming , #visualstudio.
1:22
Simple interest Calculator | C - Programming | Visual studio code | #cprogramming , #visualstudio.